Interlaken
Overview
Interlaken is a scalable chip-to-chip protocol, which ensures the integrity of reliable data transfer and managing data flows to prevent data overload. The Interlaken IP core is a highly optimized silicon and PHY agnostic implementation of the Interlaken Protocol version 1.2 targeting both ASICs and FPGAs. Our Interlaken controller supports up to 2.6 Tbps high-bandwidth performance and comes with an integrated Media Access layer.
Learn more by reading our blog post, read our whitepaper or watch our webinar on the Interlaken IP.
Block Diagram
Key Features
Richly Featured
- MAC layer with fast AMBA CXS interface
- PCS layer highly configurable with up to 48 lanes
- Multi-lane configurations, up to 48 lanes
- 64B 67B encoding/decoding supported
- Supports up to 2048 logic channels
- Programmable Meta Frame lengths
- Programmable Interlaken Bursts: Short from 32 and Max up to 1024 Bytes
- Flow control support
- Mode of operation: Packet mode and Interleave mode supported
- Re-transmit
- Interlaken Dual Calendar
- Look-Aside
- FEC support
Easy to use
- Solid documentation including integration guide
- Easy to use RTL test environment
- No special software required
- Strong engineering support for bring-up
Solid
- SystemVerilog random regression tested
- Lint/CDC checked
Silicon Agnostic
- Targeting both ASICs and FPGAs
Deliverables
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual, Release Note and Quick Start Guide.
- Simulation Environment, including Simple Testbed, Test case, Test Script.
- Programming Register Specification.
- Timing Constraints in Synopsys SDC format.
- Access to support system and direct support from Comcores Engineers.
- Test Report (optional)
- Synopsys SGDC Files (optional)
- Synopsys Lint, CDC and Waivers (optional)
Interlaken Content
Related Products
What Comcores IP will do for you
Proven Quality
Solid process and predictability
Strong verification
Faster Time-to-Market
First in bringing out new solutions
Tremendous investments in research
Know-How
Long-term experience in communication protocols
Expert in executing digital design projects
CEO Interview
Daniel Nenni of SemiWiki interviewed John Mortensen, the CEO of Comcores. Feb 18, 2022. Bio of John Mortensen: John is the CEO & CCO of Comcores. He has been with Comcores since 2019, and has been leading the commercial function since 2020 and was appointed CEO in early 2021. John is focused on creating the best possible customer experience when you do business with Comcores. An experience where you, as a customer, sense how we constantly strive to develop cutting-edge IP’s, how we make an...
JESD204 Webinar: “Bridging Analog and Digital worlds at high speed with the JESD204 serial interface”
Bridging Analog and Digital worlds at high speed with the JESD204 serial interface
Piotr Koziuk - Jan 13, 2022. To meet the increased demand for converter speed and resolution, JEDEC proposed the JESD204 standard describing a new efficient serial interface to handle data converters. In 2006, the JESD204 standard offered support for multiple data converters over a single lane with the following standard revisions; A, B, and C successively adding features such as support for multiple lanes, deterministic latency, and error detection and correction while constantly increasing...