wtfdivi014-url19

JESD204 Verification IP

Overview

Comcores has a solid track record of delivering JESD204B and JESD204C solutions, to support the IPs we offer the verification IP for JESD204, which supports both the JESD204B and JESD204C version. Furthermore, it will support JESD204D (once the standard is published). The JESD204 Verification IP provides an advanced and efficient solution for verifying and debugging these standards in a UVM simulation environment.

The verification IP helps reduce time to test, accelerate verification process and ensures a high quality for the end-product. Comcores JESD204 VIP is prepared for seamless functionality on all major simulators with UVM support.

Learn more about the JESD204 standard.

Block Diagram

Block Diagram of Comcores JESD204B IP

Key Features

Richly Featured

  • Supports 32bit data width per converter
  • Supports multiple samples per converter per frame cycle
  • Supports up to 24 lanes
  • Supports 8b/10b link layer functions.
  • Supports 64b/66b link layer functions
  • Scrambling
  • Forward Error Correction (FEC) – For JESD204C
  • Reed-Solomon FEC (RS-FEC) – For JESD204D
  • RS-FEC encoding, 64b66b, 64b80b and 8b10b
  • Extensive error injection and detection
  • Built-in protocol checks
  • Supports Lane alignment monitoring, correction and character replacement

High Performance

  • Fully compatible with JESD204B and JESD204C specifications, and Comcores RS-FEC early adopters implementation for JESD204D
  • System Verilog and UVM methodology support
  • All types of subclasses: 0, 1, 2
  • Supports Transmitter and Receiver Mode

​Easy to use

  • Runs on all main simulators with UVM support
  • Verification plan and coverage
  • Solid documentation and strong support

Interoperability

  • JESD204B IP has been interoperability tested with a variety of data converters
  • JESD204B IP has been interoperability tested with key providers of PHY/Serdes solutions

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case, Test Script and Random Tests.
  • Error Scenario Tests and Basic and Directed Protocol tests (optional).
  • Access to support system and direct support from Comcores Engineers.

Please contact us to discuss your project requirements.

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Related material

What is interlaken?

Morten Kofoed Esbjørn Oct 31 2022, Interlaken provides a standardized serial interface that is agnostic of underlying SerDes implementations. It ensures reliable transfer of data over a configurable number of physical connections and can be configured to support multiple lane configurations. The Interlaken protocol provides mechanisms to ensure the integrity of data transfer as well as manage data flows to ensure that the chip is not overloaded. These mechanisms effectively increase the...

read more

Unlock your chips full data transfer potential with Interlaken

WHITEPAPER - Unlock your chips full data transfer potential with Interlaken As data consumption grows and chip designs evolve to meet this demand, Interlaken is the ideal high-speed chip-to-chip interface with efficiency, reliability and scalability. Interlaken addresses modern chip-to-chip design challenges System and chip designers are challenged like never before. The continuous growth in data consumption is driving demand for higher speeds and capacities, but designs also need to consume...

read more

Unlock your chips full data throughput potential with Interlaken

Piotr Koziuk Sep 12 2022, Way back in the early 2000's when XAUI was falling short on link flexibility a search for an alternative chip-to-chip data transfer interface with SPI like features, lead Cisco Systems and Cortina System to put forward the proposal for the Interlaken standard. The new standard married the best of XAUI’s serialized data and SPI’s flow control capabilities. To this day the continuous growth in data consumption is driving demand for higher speeds, but also lower...

read more