wtfdivi014-url19

JESD204 Verification IP

Overview

With a solid track record in delivering JESD 204B and C solutions, Comcores offers a best-in-class verification IP for JESD204 that supports verification of both B- and C-versions of the standard. The JESD204 Verification IP provides an advanced and efficient solution for verifying and debugging these standards in a UVM simulation environment.

 

The JESD204 VIP provides easy integration and configuration abilities and is delivered with a set of test cases.
Comcores JESD204 VIP is prepared for seamless functionality on all major simulators with UVM support.

Learn more about the JESD204 standard.

Block Diagram

Block Diagram of Comcores JESD204B IP

Key Features

High Performance

  • Fully compatible with JESD204B and JESD204C specifications
  • System Verilog and UVM methodology support
  • All types of subclasses: 0, 1, 2
  • Supports Transmitter and Receiver Mode

Richly Featured

  • Scrambling
  • Forward Error Correction (FEC)
  • 8b10b, 64b66b and 64b80b PCS
  • Extensive error injection
  • Built-in protocol checks

Easy to use

  • Runs on all main simulators with UVM support
  • Verification plan and coverage
  • Solid documentation and strong support

Interoperability

  • JESD204B IP has been interoperability tested with a variety of data converters
  • JESD204B IP has been interoperability tested with key providers of PHY/Serdes solutions

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case, Test Script and Random Tests.
  • Error Scenario Tests and Basic and Directed Protocol tests (optional).
  • Access to support system and direct support from Comcores Engineers.

Please contact us to discuss your project requirements.

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Related material

Interlaken IP Core for high-speed chip-to-chip applications is available

Press Release Copenhagen, Denmark, September 29, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores expands its Chip-to-chip Interface IP portfolio by announcing the availability of a high-performance Interlaken IP. Comcores as the leading provider of silicon-proven JESD204B and JESD204C Controller IPs, now introduces a high-performance Interlaken IP, a silicon and PHY agnostic implementation of the Interlaken Protocol version 1.2 targeting any ASIC or...

read more

Interoperability test between Comcores JESD204C IP-core and Analog Devices JESD204C implementation

Press Release Comcores and Analog Devices have successfully performed interoperability test between Comcores JESD204C IP-core and Analog Devices JESD204 implementation  Copenhagen, Denmark, Jan 17, 2019 - Comcores ApS, a fast-growing specialized supplier of silicon intellectual property (SIP), for communication networks today announced that the JESD204C IP-core has successfully been interoperability tested with Analog Devices (ADI) JESD204C implementation. The interoperability test confirmed...

read more

Comcores has become an Analog Devices Associate alliances partner

Press Release Comcores has become an Analog Devices Associate Alliances Partner. Copenhagen, Denmark, Sep 13, 2016 — Denmark Headquartered Comcores ApS, a specialized supplier of silicon intellectual property (SIP) has today become an Analog Devices Associate Alliances Partner. As a leading provider of among others JESD204B IP-cores, Comcores tight integration with Analog Devices converter and front-end solutions enable easy bring up of new product designs making use of this interface method....

read more