JESD204B
Overview
The JESD204B controller IP is a highly optimized and silicon agnostic implementation of the JEDEC JESD204B.01 serial interface standard targeting both ASICs and FPGAs. The solution by default provides line-speeds of up to 12.5 Gbps per lane while guaranteeing data alignment and synchronization. The standard allows it to optionally by used up to 16 Gbps, but does not recommend running it faster due to the 8b 10b encoding. The core enables quick and reliable deployment of both the transmitter (TX) and the receiver (RX) and comes optionally with a tightly integrated transport layer option, that can dynamically be configured to handle any Multiple-Converter Device Alignment, Multiple Lanes (MCDA-ML) requirements.
Learn more about the JESD204 (the history, use cases and common pit falls) by viewing our webinar.
Block Diagram
Key Features
Delivering Performance
- Designed to JEDEC JESD204B specification
- Line rates from 1 Gbps to 12.5 Gbps (with optional extension to 25 Gbps)
- Supports 1-24 lanes
- Supports 1-96 converters
- HD-mode supported
- Performs user-enabled scrambling
- Generates initial lane alignment sequence
- Performs the alignment character generation
- Checks link configuration data with user selected parameter values during initial lane synchronization sequence
- 8b 10b encoding
- Verilog-based
- Optional data mapping and de-mapping
- Supports Subclasses (0, 1, and 2) on the 8b10b link layer
Interoperability
- JESD204B IP has been interoperability tested with a variety of data converters
- JESD204B IP has been interoperability tested with key providers of SerDes PHY solutions
Easy to use
- HW demonstration platform available
- VIP and regression test suite available
- SerDes interoperability with several major vendors
- Simple test bench is included
Silicon Agnostic
- Designed in Verilog and targeting both ASICs and FPGAs
Applications
High speed data acquisition systems
- Wireless infrastructure transceiver architectures
- Radar systems
- Software-defined radios
- Portable instrumentation
- Medical ultrasound equipment
We understand Your integration pain
Having supported over 50 customers in integrating JESD204 we understand the key pain area is PHY integration. We have a multi-tier solution to meet your specific needs.
PHY Integration Guide
Access to all Comcores PHY integration expertise in a comprehensive and user-friendly PDF guide, designed to facilitate a clear understanding of crucial hurdles and pitfalls encountered during PHY integration.
PHY Integration Guide with Support Hours
Get an additional 20 hours of support directly from Comcores engineers, to ask integration-related queries. This support can be accessed through our support portal or potentially via live meetings.
PHY Integration Guide with Support Hours & Integration Services
In addition to providing a comprehensive PDF guide and expert guidance, Comcores’ engineers will undertake the PHY integration efforts themselves.
Off the Shelf PHY Integrated Package
Comcores offers an off-the-shelf solution for select PHY models, comprising a pre-integrated package of JESD204 IP with the PHY, that is readily available for instantiation in your project.
Additionally we help our customers with:
- JESD204 Standard Training – to help our customers quickly get up to speed with the JESD204 Standard
- Internal Protocol Analysis – Specialized RTL block to help debug problems post system deployment
Deliverables
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual, Release Note and Quick Start Guide.
- Simulation Environment, including Simple Testbed, Test case, Test Script.
- Timing Constraints in Synopsys SDC format.
- Access to support system and direct support from Comcores Engineers.
- Test Report (optional)
- Synopsys SGDC Files (optional)
- Synopsys Lint, CDC and Waivers (optional)
Items available for purchase
- UVM VIP
- HW Validation Platform
JESD204 Content
Related Products
What Comcores IP will do for you
Proven Quality
Solid process and predictability
Strong verification
Faster Time-to-Market
First in bringing out new solutions
Tremendous investments in research
Know-How
Long-term experience in communication protocols
Expert in executing digital design projects
Comcores Unveils JESD204 IP Core Integration Guide to Streamline Customer PHY Integration Challenges
Press Release Copenhagen, Denmark, June 27, 2023 - Through our global leadership within JESD204 IP, Comcores has recognized the challenges faced by customers when integrating the PHY (Physical Layer) with JESD204 IP cores. Having partnered with over 50 customers on various JESD204 projects, Comcores understands the complexity and associated pains involved in this process. Comcores wants to share our learnings for the benefit of our customers. Therefore, Comcores introduces a new initiative...
JESD204D Webinar: Expert insights into what we Expect and how to Prepare for the upcoming Standard
Leading Aerospace and Defense Company purchases Interlaken IP core from Comcores
Press Release Copenhagen, Denmark, June 7, 2023 - A leading company in the defense and aerospace industry, has purchased the Interlaken IP core from Comcores to meet its high-speed data transfer requirements. This strategic investment aims to enhance data transfer capabilities in both their Application-Specific Integrated Circuit (ASIC) and Field-Programmable Gate Array (FPGA) implementations utilizing speeds of 256 Gbps. Interlaken, a lightweight and feature-rich data transfer protocol, will...