The JESD204B controller IP is a highly optimized and silicon agnostic implementation of the JEDEC JESD204B.01 serial interface standard targeting both ASICs and FPGAs. The solution by default provides line-speeds of up to 12.5 Gbps per lane while guaranteeing data alignment and synchronization. The standard allows it to optionally by used up to 16 Gbps, but does not recommend running it faster due to the 8b10b encoding.

The core enables quick and reliable deployment of both the transmitter (TX) and the receiver (RX) and comes optionally with a tightly integrated transport layer option, that can dynamically be configured to handle any Multiple-Converter Device Alignment, Multiple Lanes (MCDA-ML) requirements. The IP comes with the widest parameter set available and has gone through extensive testing. The IP core is silicon proven, heavily tested in UVM regression environment and has been interoperability tested with key Data Converter ADC/DAC providers and leading SerDes PHY solutions.

 Learn more about the JESD204 standard.

Block Diagram

JESD204 diagram

Key Features

Delivering Performance

  • Designed to JEDEC JESD204B specification
  • Line rates from 1 Gb/s to 12.5 Gb/s (with optional extension to 25 Gb/s)
  • Supports 1-24 lanes
  • Supports 1-8 converters
  • HD-mode supported
  • Performs user-enabled scrambling
  • Generates initial lane alignment sequence
  • Performs the alignment character generation
  • Sources link configuration data with user selected parameter values during initial lane synchronization sequence
  • Performs 8b10b encoding
  • Verilog-based
  • Optional data mapping and de-mapping
  • Supports Subclasses 0, 1, and 2
  • Internal clock generation


  • JESD204B IP has been interoperability tested with a variety of data converters
  • JESD204B IP has been interoperability tested with key providers of SerDes PHY solutions

    Easy to use

    • HW demonstration platform available
    • VIP and regression test suite available
    • SerDes interoperability with several major vendors
    • Simple test bench is included

    Silicon Agnostic

    • Designed in Verilog and targeting both ASICs and FPGAs


    High speed data acquisition systems

    • Wireless infrastructure transceiver architectures
    • Radar systems
    • Software-defined radios
    • Portable instrumentation
    • Medical ultrasound equipment


    The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

    • Solid documentation, including User Manual, Release Note and Quick Start Guide.
    • Simulation Environment, including Simple Testbed, Test case, Test Script.
    • Timing Constraints in Synopsys SDC format.
    • Access to support system and direct support from Comcores Engineers.
    • Test Report (optional)
    • Synopsys SGDC Files (optional)
    • Synopsys Lint, CDC and Waivers (optional)

    Please contact us to discuss your project requirements.

    Items available for purchase

    • UVM VIP
    • HW Validation Platform

    What Comcores IP will do for you

    Proven Quality

    Solid process and predictability

    Strong verification

    Faster Time-to-Market

    First in bringing out new solutions

    Tremendous investments in research


    Long-term experience in communication protocols

    Expert in executing digital design projects

    Related material

    Interlaken IP Core for high-speed chip-to-chip applications is available

    Press Release Copenhagen, Denmark, September 29, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores expands its Chip-to-chip Interface IP portfolio by announcing the availability of a high-performance Interlaken IP. Comcores as the leading provider of silicon-proven JESD204B and JESD204C Controller IPs, now introduces a high-performance Interlaken IP, a silicon and PHY agnostic implementation of the Interlaken Protocol version 1.2 targeting any ASIC or...

    read more

    Interoperability test between Comcores JESD204C IP-core and Analog Devices JESD204C implementation

    Press Release Comcores and Analog Devices have successfully performed interoperability test between Comcores JESD204C IP-core and Analog Devices JESD204 implementation  Copenhagen, Denmark, Jan 17, 2019 - Comcores ApS, a fast-growing specialized supplier of silicon intellectual property (SIP), for communication networks today announced that the JESD204C IP-core has successfully been interoperability tested with Analog Devices (ADI) JESD204C implementation. The interoperability test confirmed...

    read more

    Comcores has become an Analog Devices Associate alliances partner

    Press Release Comcores has become an Analog Devices Associate Alliances Partner. Copenhagen, Denmark, Sep 13, 2016 — Denmark Headquartered Comcores ApS, a specialized supplier of silicon intellectual property (SIP) has today become an Analog Devices Associate Alliances Partner. As a leading provider of among others JESD204B IP-cores, Comcores tight integration with Analog Devices converter and front-end solutions enable easy bring up of new product designs making use of this interface method....

    read more