Overview

The JESD204C controller IP is a highly optimized and silicon agnostic implementation of the JEDEC JESD204C.1 serial interface standard targeting both ASICs and FPGAs. The IP core supports line speeds up to 32.5 Gbps per lane with 64b 66b encoding and includes full backwards compatibility with JESD204B and its 8b 10b encoding. The IP core enables quick and reliable deployment of both the transmitter (TX) and the receiver (RX) link layer and comes optionally with a tightly integrated transport layer option, that can dynamically be configured to handle any Multiple-Converter Device Alignment, Multiple Lanes (MCDA-ML) requirements.

The IP comes with the widest parameter set available and has gone through extensive testing. The IP core is silicon proven, heavily tested in UVM regression environment and has been interoperability tested with key Data Converter ADC/DAC providers and leading SerDes PHY solutions.

Learn more about the JESD204 (the history, use cases and common pit falls) by viewing our webinar.

Block Diagram

Comcores JESD204C diagram

Key Features

Delivering Performance

  • Designed to JEDEC JESD204C.1 specification
  • Line rates from 1 Gbps to 32.5 Gbps
  • Supports 1-24 lanes
  • Supports 1-96 converters
  • HD-mode supported
  • Performs user-enabled scrambling
  • Generates initial lane alignment sequence
  • Performs the alignment character generation
  • Checks link configuration data with user selected parameter values during initial lane synchronization sequence
  • 8b 10b, 64b 66b, 64b 80b encoding/decoding supported
  • Verilog-based
  • Optional data mapping and de-mapping
  • Supports Subclasses (0, 1, and 2) on the 64b 66b link layer

Interoperability

  • JESD204C IP has been interoperability tested with Analog Devices JESD204C implementation

Easy to use

  • HW demonstration platform available
  • VIP and regression test suite available
  • SerDes interoperability with several major vendors
  • Simple test bench is included

Silicon Agnostic

  • Designed in Verilog and targeting both ASICs and FPGAs

Applications

High speed data acquisition systems

  • Wireless infrastructure transceiver architectures
  • Radar systems
  • Software-defined radios
  • Portable instrumentation
  • Medical ultrasound equipment

We understand Your integration pain

Having supported over 50 customers in integrating JESD204 we understand the key pain area is PHY integration. We have a multi-tier solution to meet your specific needs.

MACsec vs IPsec

PHY Integration Guide

Access to all Comcores PHY integration expertise in a comprehensive and user-friendly PDF guide, designed to facilitate a clear understanding of crucial hurdles and pitfalls encountered during PHY integration.

MACsec vs IPsec

PHY Integration Guide with Support Hours

Get an additional 20 hours of support directly from Comcores engineers, to ask integration-related queries. This support can be accessed through our support portal or potentially via live meetings.

MACsec vs IPsec

PHY Integration Guide with Support Hours & Integration Services

In addition to providing a comprehensive PDF guide and expert guidance, Comcores’ engineers will undertake the PHY integration efforts themselves.

Tier 4: Off the shelf solution

Off the Shelf PHY Integrated Package

Comcores offers an off-the-shelf solution for select PHY models, comprising a pre-integrated package of JESD204 IP with the PHY, that is readily available for instantiation in your project.

Additionally we help our customers with:

  • JESD204 Standard Training – to help our customers quickly get up to speed with the JESD204 Standard
  • Internal Protocol Analysis – Specialized RTL block to help debug problems post system deployment

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual, Release Note and Quick Start Guide.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Timing Constraints in Synopsys SDC format.
  • Access to support system and direct support from Comcores Engineers.
  • Test Report (optional)
  • Synopsys SGDC Files (optional)
  • Synopsys Lint, CDC and Waivers (optional)

Items available for Purchase

  • UVM VIP
  • HW Validation Platform

JESD204 Content

Related Products

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Unlock your chips full data transfer potential with Interlaken

WHITEPAPER - Unlock your chips full data transfer potential with Interlaken As data consumption grows and chip designs evolve to meet this demand, Interlaken is the ideal high-speed chip-to-chip interface with efficiency, reliability and scalability. Interlaken addresses modern chip-to-chip design challenges System and chip designers are challenged like never before. The continuous growth in data consumption is driving demand for higher speeds and capacities, but designs also need to consume...

read more

Unlock your chips full data throughput potential with Interlaken

Piotr Koziuk - Sep 12, 2022. Way back in the early 2000's when XAUI was falling short on link flexibility a search for an alternative chip-to-chip data transfer interface with SPI like features, lead Cisco Systems and Cortina System to put forward the proposal for the Interlaken standard. The new standard married the best of XAUI’s serialized data and SPI’s flow control capabilities. To this day the continuous growth in data consumption is driving demand for higher speeds, but also lower...

read more