Ethernet TSN MAC 10G/25G
Overview
Comcores TSN MAC 10G/25G provides a complete IEEE 802.3 Ethernet Layer 2 solution with support for key TSN features including 802.1Qbu Preemption and 802.3br Interspersing Express Traffic. This enables the use of the MAC in high speed time-critical applications.
The MAC-core performs the Link function of the 10G/25G Ethernet Standard and is a low latency cut-through implementation, while keeping size at a minimum.
The core is fully configurable and interfaces easily to 10G/25G PCS, and can optionally include IEEE 1588 Timestamping Unit (TSU).
The Ethernet MAC Core, on the Client side, implements a 64-bit AXI-S interface for Express and Preemptable traffic respectively while having a standard 64-bit XGMII interface on the PHY side.
Block Diagram
Key Features
Richly Featured
- Deficit Idle Count for maximum data throughput supported
- In-Band FCS supported
- Supports Link verification, jumbo frames and many other options
- Independent TX and RX Maximum Transmission Unit (MTU)
- Optionally comprehensive statistics gathering
- Easy integration with standard AXI4 lite or APB interface
- IEEE 802.3br (Interspersing Express Traffic) Supported
- IEEE 802.1Qbu (Frame Preemption) supported
- IEEE 802.1CM (Time-Sensitive Networking for Fronthaul) supported
Delivers Performance
- Designed to IEEE 802.3-2018 specification
- Supports 802.1 Qbu and 802.3 br with extensions available
- Ultra low latency and compact implementation
- Full duplex Ethernet interfaces
Highly Configurable
- 64-bit low latency Ethernet MAC
- 10G/25G data rates with cut-through supported
- TSN features can be enabled/disabled independently
- Timestamping Unit with 802.1 AS extension available
Silicon Agnostic
- Designed in SystemVerilog and targeting both ASICs and FPGAs
Deliverables
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual and Release Note.
- Simulation Environment, including Simple Testbed, Test case and Test Script.
- Programming Register Specification.
- Timing Constraints in Synopsys SDC format.
- Access to support system and direct support from Comcores Engineers.
- Synopsys SGDC Files (optional).
- Synopsys Lint, CDC and Waivers (optional).
Items available for purchase
- IEEE 802.1Qbv (Enhancements for scheduled traffic).
- IEEE 802.1CB (Frame Replication and Elimination for Reliability).
- IEEE 802.1AS (Timing and Synchronization).
- IEEE 1588 (Precision Time Protocol, PTP).
Related Products
What Comcores IP will do for you
Proven Quality
Solid process and predictability
Strong verification
Faster Time-to-Market
First in bringing out new solutions
Tremendous investments in research
Know-How
Long-term experience in communication protocols
Expert in executing digital design projects
MACsec Webinar: “O-RAN Fronthaul Transport Security using MACsec”
MACsec solution for 5G transport network security is available
Press Release Copenhagen, Denmark, April 8, 2022 - Comcores ApS, a key supplier of Intellectual Property (IP) Cores and a first mover in 5G wireless and Time-Sensitive Networking (TSN) solutions, today announced the availability of the MACsec (Media Access Control Security) Solution. There is an increasing interest in MACsec protocol as a security solution to protect 5G infrastructure networks such as the O-RAN Fronthaul. To enable customers with fast time-to-market and minimal resource...
O-RAN Fronthaul Transport Subsystem is now available
Press Release Copenhagen, Denmark, March 24, 2022 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) cores, announces the availability of an O-RAN Fronthaul Transport Subsystem. Comcores Subsystem is a packaged IP solution for the fronthaul transport of the O-RAN Radio Unit. The IP cores are tailored to work together efficiently, thus simplifying the integration into an FPGA or ASIC. Using the packaged IP solution ensures correct interoperability between the IPs...