1. Home
  2. Ethernet Solutions
  3. Ethernet TSN Advanced Switch 10M/100M/1G/10G/25G - Manticore

Ethernet TSN Advanced Switch 10M/100M/1G/10G/25G - Manticore

Overview

Comcores Manticore 10M/100M/1G/10G/25G IP is an advanced Ethernet Switch with an extensive set of QoS features and statistics. The switch supports up to 8 queues, classification, VLAN 802.1Q, multicast and broadcast as well as IEEE 1588 transparent clock. Each port provides a native interface for Ethernet PHY devices. IEEE 802.1 Protocol Implementation Conformance Statement is available, specifying exact feature-set.

It can provide support for key TSN features including IEEE 802.1Qbu and 802.3br Frame preemption, 802.1Qbv Time aware shaping, 802.1Qav Credit based shaping, 802.1Qci Per-Stream Filtering and Policing, and 802.1CB Frame replication and elimination for reliability. This enables the use of the IP in high speed time-critical applications.

Block Diagram

Ethernet Manticore 1G-25G block diagram

Key Features

Richly featured

  • QoS features including classification, queuing and scheduling
  • Supports VLAN
  • Supports IGMP snooping
  • Supports Rapid Spanning Tree Protocol
  • Supports DSA
  • IEEE 1588 functionality including Transparent clock and Boundary clock
  • TSN Features:
    • IEEE 802.1Qbu and IEEE 802.3br (Frame Preemption)
    • IEEE 802.1Qbv (Time Aware Shaping)
    • IEEE 802.1Qav (Credit Based Shaping)
    • IEEE 802.1Qci (Per-Stream Filtering and Policing)
    • IEEE 802.1CB (Frame Replication and Elimination for Reliability)

High Performance

  • Up to 800Gbps switching capacity
  • Parallel Lookup Engines enable high packet processing rate
  • CPU packet port up to 25 Gbps

Highly Configurable

  • 10M, 100M, 1G, 10G, and 25G ports configurable at compile time
  • TSN features can be enabled/disabled independently
  • Comes with supporting Software

Easy to use

  • Solid documentation including user manual
  • Default configuration enables drop-in deployment

Silicon Agnostic

  • Available in  SystemVerilog targeting both ASICs and FPGAs

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case and Test Script.
    • Programming Register Specification.
    • Timing Constraints in Synopsys SDC format.
    • Access to support system and direct support from Comcores Engineers.
    • Synopsys SGDC Files (optional).
    • Synopsys Lint, CDC and Waivers (optional).
    • Ethernet API.

Related Products

Find an Ethernet Switch IP that matches your requirements

Features \ Products

Description

Port Configuration

Number of ports

Port Interface

Frame size

Statistical Counters

VLAN support

Multicast

MAC address learning

MAC address aging

QoS Features

IEEE 1588 Transparent Clock

IEEE 1588 Boundary clock (PTP.v2)

Time Sensitive Networking (TSN) Features

Packet Trapping

Software API

Ethernet Switch 1G

Space Efficient Switch for Embedded Applications

1G

2-36 Ports

GMII

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Switch 1G/10G

Space Efficient Switch for Embedded Applications

1G/10G

2-40 (1Gbps Ports) & 0-4 (10Gbps Ports)

XGMII/XXVMII (1G/10G)

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Switch 10G

Space Efficient Switch for Embedded Applications

10G

3-20 Ports

XGMII

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Switch 10G/25G

Space Efficient Switch for Embedded Applications

10G/25G

12 (10Gbps Ports) & 4 (25Gbps Ports)

XGMII/XXVMII (10G/25G)

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Packet Switch 1G

Ethernet Switch with External DDR Packet Buffers

1G

Up to 8 Ports (1G/2.5G speed supported)

GMII

Up to 2048 bytes support

Yes

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

ETHERNET TSN ADVANCED SWITCH 10M/100M/1G/10G/25G – MANTICORE

Advanced Switch for High Throughput Applications

10M/100M/1G/10G/25G

Up to 64 Ports 

AXI4 - Stream/XGMII

64B - 16384B

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

MACsec solution for 5G transport network security is available

Press Release Copenhagen, Denmark, April 8, 2022 - Comcores ApS, a key supplier of Intellectual Property (IP) Cores and a first mover in 5G wireless and Time-Sensitive Networking (TSN) solutions, today announced the availability of the MACsec (Media Access Control Security) Solution. There is an increasing interest in MACsec protocol as a security solution to protect 5G infrastructure networks such as the O-RAN Fronthaul. To enable customers with fast time-to-market and minimal resource...

read more

O-RAN Fronthaul Transport Subsystem is now available

Press Release Copenhagen, Denmark, March 24, 2022 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) cores, announces the availability of an O-RAN Fronthaul Transport Subsystem. Comcores Subsystem is a packaged IP solution for the fronthaul transport of the O-RAN Radio Unit. The IP cores are tailored to work together efficiently, thus simplifying the integration into an FPGA or ASIC. Using the packaged IP solution ensures correct interoperability between the IPs...

read more

CEO Interview

Daniel Nenni of SemiWiki interviewed John Mortensen, the CEO of Comcores. Feb 18, 2022. Bio of John Mortensen: John is the CEO & CCO of Comcores. He has been with Comcores since 2019, and has been leading the commercial function since 2020 and was appointed CEO in early 2021. John is focused on creating the best possible customer experience when you do business with Comcores. An experience where you, as a customer, sense how we constantly strive to develop cutting-edge IP’s, how we make an...

read more