wtfdivi014-url18

DMA Controller

Overview

Comcores multi-channel DMA Controller IP core provides high bandwidth direct memory access between memory and AXI4-Stream or AHB type of IP peripherals for up to 16 channels. The DMA IP includes Scatter-Gather capabilities which help in offloading data movement tasks from the Central Processing Unit (CPU) in processor-based systems.

Configuration of status and management registers are accessed through an AXI4-Lite or AHB slave interface. Control and Status streaming interfaces are used for sending/receiving user application data. Interrupts are available to indicate error and completion events.

Block Diagram

Block Diagram of Comcores DMA IP

Key Features

Richly featured

  • AMBA/AHB and AXI4-Streaming compliant user interface
  • 1–16 independent DMA channels supporting bi-directional data transfers
  • Driver for Linux platform is available

Solid

  • Silicon proven
  • UVM VIP is available

Flexible

  • Scatter-Gather DMA mode enabled
  • Supports Memory-Memory, Memory-Peripheral and Peripheral-Memory

Silicon Agnostic

  • Designed in VHDL and targeting both ASICs and FPGAs

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Access to support system and direct support from Comcores Engineers.
  • Linux Driver (optional)
  • Synopsys Lint and CDC (optional)

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Related material

O-RAN Fronthaul Security using MACsec

WHITEPAPER - O-RAN Fronthaul Security using MACsec With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist...

read more

MACsec for Deterministic Ethernet applications

WHITEPAPER - MACsec for Deterministic Ethernet applications Why MACsec is a compelling security solution for Deterministic Ethernet networks and how Packaged Intellectual Property solutions can accelerate time-to-market for chip developers. Security has long been a top priority in communications networks. However, networks that support time-sensitive applications face challenges in implementing adequate security mechanisms that also meet latency and jitter requirements. This includes networks...

read more

O-RAN Fronthaul Transport Security using MACsec

Daniel Dik Sep 14 2022, 5G provides a range of improvements compared to existing 4G LTE mobile networks in regards to capacity, speed, latency and security. One of the main improvements is in the 5G RAN; it is based on a virtualized architecture where functions can be centralized close to the 5G core for economy or distributed as close to the edge as possible for lower latency performance. The functional split options for the baseband station processing chain results in a separation between...

read more