wtfdivi014-url18

DMA Controller

Overview

Comcores multi-channel DMA Controller IP core provides high bandwidth direct memory access between memory and AXI4-Stream or AHB type of IP peripherals for up to 16 channels. The DMA IP includes Scatter-Gather capabilities which help in offloading data movement tasks from the Central Processing Unit (CPU) in processor-based systems.

Configuration of status and management registers are accessed through an AXI4-Lite or AHB slave interface. Control and Status streaming interfaces are used for sending/receiving user application data. Interrupts are available to indicate error and completion events.

Block Diagram

Block Diagram of Comcores DMA IP

Key Features

Richly featured

  • AMBA/AHB and AXI4-Streaming compliant user interface
  • 1–16 independent DMA channels supporting bi-directional data transfers
  • Driver for Linux platform is available

Solid

  • Silicon proven
  • UVM VIP is available

Flexible

  • Scatter-Gather DMA mode enabled
  • Supports Memory-Memory, Memory-Peripheral and Peripheral-Memory

Silicon Agnostic

  • Designed in VHDL and targeting both ASICs and FPGAs

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Access to support system and direct support from Comcores Engineers.
  • Linux Driver (optional)
  • Synopsys Lint and CDC (optional)

Please contact us to discuss your project requirements.

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Related material

PTP profiles for 5G networks

Niklas Meyer Mortensen Jan 04 2022 The IEEE 1588 PTP standards provide a wealth of options and the basis for highly reliable and accurate time synchronization solutions. However, the time synchronization needs of specific applications in different industries can vary quite significantly. These specific needs are defined in separate PTP profile standards, often in collaboration with other industry standards organizations. For 5G, both IEEE and ITU-T provide relevant profiles that can be used to...

read more

100G MAC and 100G PCS IP Cores for high IP performance applications are now available

Press Release Copenhagen, Denmark, September 6, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of a 100G Ethernet MAC IP including the Reconciliation Sublayer (RS), as well as a 100G PCS IP that includes RS-FEC and Base-R (SC)- FEC sublayers. Comcores Ethernet MAC 100G provides a complete IEEE 802.3 Ethernet Layer 2 solution. The MAC IP core performs the Link function of the 100G Ethernet Standard and is a low...

read more

5G Ethernet Subsystem to reduce development time is now available

Press Release Copenhagen, Denmark, May 19, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of Ethernet Subsystem solution, a silicon agnostic and easy-to-use integration of 10G/25G Ethernet MAC and PCS for Time-Aware Applications. The Ethernet Subsystem comes in different variations and can be delivered integrated with TimeStamping Unit, IEEE 1588 PTP Software Stack and later also with OMA Controller. The richly...

read more