1. Home
  2. Ethernet Solutions
  3. Ethernet MAC & PCS 10G/25G

Ethernet MAC & PCS 10G/25G


Comcores Ethernet MAC and PCS 10G/25G is a silicon agnostic implementation of the IEEE 802.3 standard. The Ethernet MAC IP includes the Reconsiliation Sublayer (RS), and the PCS IP comes with RS-FEC and Base-R-/FC-FEC sublayers. The IP core performs the interconnection between the Physical- and Data-link layer.

The MAC and PCS IP is a low latency cut-through implementation reaching best in market results while still keeping size at a minimum.

The core is richly featured, fully configurable and supports IEEE1588 v2.1 PTP.

Block Diagram

Block Diagram of Comcores Ethernet MAC & PCS 10G 25G IP

Key Features

Richly Featured

  • Works with multiple SerDes widths
  • 64B 66B encoding/decoding
  • IEEE Std. 802.3 Clause 45, 46, 49, 74, 78, 107 and 108 are supported
  • (RS-FEC) sublayer for 25GBASE-R PHYs
  • Can be delivered with statistics gathering or status vectors
  • 64-bit AXI-S64-bit AXI-Stream interface
  • Cut-through operation mode by default, Store and Forward is optional
  • Deficit Idle Count for maximum data throughput
  • Comprehensive statistics gathering
  • Jumbo frames support with programmable MTU
  • Easy integration with standard Xilinx AXI-4 Lite control interface or APB

    Delivering Performance

    • Designed to IEEE 802.3-2018 specification
    • Low latency and compact implementation

    Highly Configurable

    • 10G/25G data rates with cut-through supported
    • Support for IEEE 1588

    Silicon Agnostic

    • Designed in SystemVerilog and VHDL and targeting both ASICs and FPGAs


    The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case and Test Script.
    • Programming Register Specification.
    • Timing Constraints in Synopsys SDC format.
    • Access to support system and direct support from Comcores Engineers.
    • Synopsys SGDC Files (optional).
    • Synopsys Lint, CDC and Waivers (optional).

    What Comcores IP will do for you

    Proven Quality

    Solid process and predictability

    Strong verification

    Faster Time-to-Market

    First in bringing out new solutions

    Tremendous investments in research


    Long-term experience in communication protocols

    Expert in executing digital design projects

    Unveiling Ultra-Compact MACsec IP Core with optimized Flexible Crypto Block for 5X Size Reduction and Unmatched Efficiency from Comcores

    In the ever-changing landscape of cybersecurity, the need for advanced security solutions that don’t compromise on performance or resource efficiency is paramount. We’re excited to unveil our latest MACsec IP core, which is an impressive 5x smaller than its predecessor. This innovation marks a significant stride in network security, offering unmatched efficiency, adaptability, and scalability.Understanding MACsec Media Access Control Security (MACsec) is a Data Link Layer (Layer 2) security...

    read more

    What is TSN?

    Morten Kofoed Esbjørn - Feb 14, 2023. TSN, or Time-Sensitive Networking, is a technology based on the IEEE 802.1Q standard. It has evolved from the Ethernet technology currently used to carry all types of traffic, for which ethernet was not originally intended, such as multiple data flows with different timing requirements, commonly found in Audio Video Bridging (AVB), automotive and industrial automation applications. TSN sits in Layer 2 of the OSI Model (figure 1).Figure 1: Illustration of...

    read more