1. Home
  2. Ethernet Solutions
  3. Ethernet MAC & PCS 10G/25G
wtfdivi014-url18

Ethernet MAC & PCS 10G/25G

Overview

Comcores 10G/25G Ethernet MAC and PCS is a silicon agnostic implementation of the IEEE 802.3 Ethernet Layer 2 and PCS layer. The IP core performs the Link function of the 10G/25G Ethernet Standard and 

is a low latency cut-through or store-and-forward implementation reaching best in market results while still keeping size at a minimum. The core is richly featured, fully configurable and supports IEEE1588.

Block Diagram

Block Diagram of Comcores Ethernet MAC & PCS 10G 25G IP

Key Features

Richly Featured

  • Deficit Idle Count for maximum data throughput
  • Comprehensive statistics gathering
  • Supports VLAN and jumbo frames as an option

Highly Configurable

  • 10G/25G data rates with cut-through supported
  • Support for IEEE 1588

Delivering Performance

  • Designed to IEEE 802.3-2018 specification
  • Ultra low latency and compact implementation

Silicon Agnostic

  • Designed in VHDL and targeting both ASICs and FPGAs

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Programming Register Specification.
  • Timing Constraints in Synopsys SDC format.
  • Access to support system and direct support from Comcores Engineers.
  • Synopsys SGDC Files (optional)
  • Synopsys Lint, CDC and Waivers (optional)

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Related material

Comcores TSN technology and 5G communication expertise to be deployed in a significant EU funded project with pan-European partners

Morten Kofoed Esbjørn - Jan 20, 2023. The OCTAPUS initiative is an EU funded project, which started in September 2022 and is funded until February 2026. OCTAPUS stands for “Optical Circuit switched Time-Sensitive Network (TSN) architecture for highspeed Passive optical networks and next generation Ultra-dynamic & reconfigurable central office environments”, and the goal is to deliver an agile, low-cost and energy efficient Photonic Integrated Circuit (PIC) technology framework. OCTAPUS was...

read more

O-RAN Fronthaul Security using MACsec

WHITEPAPER - O-RAN Fronthaul Security using MACsec With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist...

read more

MACsec for Deterministic Ethernet applications

WHITEPAPER - MACsec for Deterministic Ethernet applications Why MACsec is a compelling security solution for Deterministic Ethernet networks and how Packaged Intellectual Property solutions can accelerate time-to-market for chip developers. Security has long been a top priority in communications networks. However, networks that support time-sensitive applications face challenges in implementing adequate security mechanisms that also meet latency and jitter requirements. This includes networks...

read more