Ethernet PCS 100G

Overview

Comcores PCS 100G IP core is a silicon agnostic implementation of the PCS layer described in the Ethernet standard IEEE 802.3-2018 and compliant with Clause 82 of IEEE 802.3ba and Clause 91 of IEEE 802.3bj specification.

 

The IP core is part of a family of IP cores that are tightly integrated. The IP core has been optimized for size and offers a CGMII interface on one side and a 4 lane parallel interface at the PMA-side.

Block Diagram

Block Diagram of Comcores Ethernet PCS 10G/25G IP

Key Features

Highly Configurable

  • Configurable for several operating modes and speeds
  • Works with multiple SerDes widths

Delivering Performance

  • Supports Ethernet speed of 100G
  • Complete 100GBASE-R with RS-FEC solution
  • Can be used in common 100G Ethernet PHY applications

Easy to Use

  • Easy interfacing to standard MACs
  • Several common control bus standards are supported
  • Can be delivered with integrated MAC for plug and play
  • Includes test pattern Generator/Checker

Silicon Agnostic

  • Designed in SystemVerilog and targeting both ASICs and FPGAs

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Programming Register Specification.
  • Timing Constraints in Synopsys SDC format.
  • Access to support system and direct support from Comcores Engineers.
  • Synopsys SGDC Files (optional)
  • Synopsys Lint, CDC and Waivers (optional)

Please contact us to discuss your project requirements.

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Related material

PTP profiles for 5G networks

Niklas Meyer Mortensen Jan 04 2022 The IEEE 1588 PTP standards provide a wealth of options and the basis for highly reliable and accurate time synchronization solutions. However, the time synchronization needs of specific applications in different industries can vary quite significantly. These specific needs are defined in separate PTP profile standards, often in collaboration with other industry standards organizations. For 5G, both IEEE and ITU-T provide relevant profiles that can be used to...

read more

100G MAC and 100G PCS IP Cores for high IP performance applications are now available

Press Release Copenhagen, Denmark, September 6, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of a 100G Ethernet MAC IP including the Reconciliation Sublayer (RS), as well as a 100G PCS IP that includes RS-FEC and Base-R (SC)- FEC sublayers. Comcores Ethernet MAC 100G provides a complete IEEE 802.3 Ethernet Layer 2 solution. The MAC IP core performs the Link function of the 100G Ethernet Standard and is a low...

read more

5G Ethernet Subsystem to reduce development time is now available

Press Release Copenhagen, Denmark, May 19, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of Ethernet Subsystem solution, a silicon agnostic and easy-to-use integration of 10G/25G Ethernet MAC and PCS for Time-Aware Applications. The Ethernet Subsystem comes in different variations and can be delivered integrated with TimeStamping Unit, IEEE 1588 PTP Software Stack and later also with OMA Controller. The richly...

read more