Ethernet PCS 100G


Comcores PCS 100G IP core is a silicon agnostic implementation of the Physical Coding Sublayer (PCS) described in the Ethernet standard IEEE 802.3-2018 and compliant with Clause 82 of IEEE 802.3ba and Clause 91 of IEEE 802.3bj specification.

The Ethernet PCS IP supports 100G line rates, however other Ethernet PCS speeds are available, such as 1G/2.5G and 10G/25G.

The IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a 4 lane parallel interface and offers a CGMII interface on the other side.

The PCS IP core is verified using advanced methodologies for RTL design, verification, HW verification and interoperability testing. It has been optimized for size and is a highly tested solution that will fast track any project.

Block Diagram

Block Diagram of Comcores Ethernet PCS 10G/25G IP

Key Features

Rihly Featured

  • Configurable for several operating modes and speeds
  • Works with multiple SerDes widths
  • Clause 81 Reconciliation Sublayer (RS) and Media Independent Interface for 100 Gb/s operation (and CGMII)
  • Clause 82 Physical Coding Sublayer (PCS) for 64B 66B, type 100GBASE-R
  • Clause 91 Reed-Solomon Forward Error Correction (RS-FEC) sublayer for 100GBASE-R PHYs
  • Clause 45 Management Data Input/Output (MDIO) Interface
  • 64B 66B encoding/decoding
  • Time Synchronization can optionally be included

Delivering Performance

  • Supports Ethernet speed of 100G
  • Complete 100GBASE-R with RS-FEC solution
  • Can be used in common 100G Ethernet PHY applications

Easy to Use

  • BUS2IP is the default Slave PHY Management interface, with AXI, APB, MDIO being optional
  • Easy interfacing to standard MACs
  • Several common control bus standards are supported
  • Can be delivered with integrated MAC for plug and play
  • Includes test pattern Generator/Checker

Silicon Agnostic

  • Designed in SystemVerilog and targeting both ASICs and FPGAs


Any 100G Ethernet Solution

  • Fits into solutions where Ethernet PCS is needed


The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case and Test Script.
  • Programming Register Specification.
  • Timing Constraints in Synopsys SDC format.
  • Access to support system and direct support from Comcores Engineers.
  • Synopsys SGDC Files (optional).
  • Synopsys Lint, CDC and Waivers (optional).

Related Products

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research


Long-term experience in communication protocols

Expert in executing digital design projects

Unveiling Ultra-Compact MACsec IP Core with optimized Flexible Crypto Block for 5X Size Reduction and Unmatched Efficiency from Comcores

In the ever-changing landscape of cybersecurity, the need for advanced security solutions that don’t compromise on performance or resource efficiency is paramount. We’re excited to unveil our latest MACsec IP core, which is an impressive 5x smaller than its predecessor. This innovation marks a significant stride in network security, offering unmatched efficiency, adaptability, and scalability.Understanding MACsec Media Access Control Security (MACsec) is a Data Link Layer (Layer 2) security...

read more

What is TSN?

Morten Kofoed Esbjørn - Feb 14, 2023. TSN, or Time-Sensitive Networking, is a technology based on the IEEE 802.1Q standard. It has evolved from the Ethernet technology currently used to carry all types of traffic, for which ethernet was not originally intended, such as multiple data flows with different timing requirements, commonly found in Audio Video Bridging (AVB), automotive and industrial automation applications. TSN sits in Layer 2 of the OSI Model (figure 1).Figure 1: Illustration of...

read more