Ethernet PCS 10G/25G
Overview
Comcores 10G/25G PCS IP core is a silicon agnostic implementation of the PCS layer described in the Ethernet standard IEEE 802.3-2018 and compliant with Clause 49 of IEEE 802.3ae specification. The IP core is part of a family of IP cores that are tightly integrated.
The IP core is part of a family of IP cores that are tightly integrated. The IP core has been optimized for size and offers an XGMII/XXVGMII/XLGMII interface on one side and a 10-80-bit parallel interface at the PMA-side.
Block Diagram
Key Features
Highly Configurable
- Configurable for several operating modes and speeds
- Works with multiple SerDes widths
Delivering Performance
- Designed to IEEE 802.3-2018
- Supports Ethernet speeds of 10G and 25G
- Complete 10GBASE-R and 25GBASE-R PCS solution
- Can be used in any 10G or 25G Ethernet PHY application
Multi-rate solutions
- Enabling use of multiple rates of Ethernet
Easy to use
- Easy interfacing to standard MAC’s
- Several common control bus standards are supported
- Can be delivered with integrated MAC for plug and play
- Includes test pattern Generator/Checker
Silicon Agnostic
- Designed in VHDL and targeting both ASICs and FPGAs
Applications
Any Ethernet Solution
- Fits into solutions where Ethernet PCS is needed
Deliverables
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual and Release Note.
- Simulation Environment, including Simple Testbed, Test case, Test Script.
- Timing Constraints in Synopsys SDC format.
- Access to support system and direct support from Comcores Engineers.
- Synopsys SGDC Files (optional)
- Synopsys Lint, CDC and Waivers (optional)
Please contact us to discuss your project requirements.
What Comcores IP will do for you
Proven Quality
Solid process and predictability
Strong verification
Faster Time-to-Market
First in bringing out new solutions
Tremendous investments in research
Know-How
Long-term experience in communication protocols
Expert in executing digital design projects
Related material
PTP profiles for 5G networks
Niklas Meyer Mortensen Jan 04 2022 The IEEE 1588 PTP standards provide a wealth of options and the basis for highly reliable and accurate time synchronization solutions. However, the time synchronization needs of specific applications in different industries can vary quite significantly. These specific needs are defined in separate PTP profile standards, often in collaboration with other industry standards organizations. For 5G, both IEEE and ITU-T provide relevant profiles that can be used to...
100G MAC and 100G PCS IP Cores for high IP performance applications are now available
Press Release Copenhagen, Denmark, September 6, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of a 100G Ethernet MAC IP including the Reconciliation Sublayer (RS), as well as a 100G PCS IP that includes RS-FEC and Base-R (SC)- FEC sublayers. Comcores Ethernet MAC 100G provides a complete IEEE 802.3 Ethernet Layer 2 solution. The MAC IP core performs the Link function of the 100G Ethernet Standard and is a low...
5G Ethernet Subsystem to reduce development time is now available
Press Release Copenhagen, Denmark, May 19, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of Ethernet Subsystem solution, a silicon agnostic and easy-to-use integration of 10G/25G Ethernet MAC and PCS for Time-Aware Applications. The Ethernet Subsystem comes in different variations and can be delivered integrated with TimeStamping Unit, IEEE 1588 PTP Software Stack and later also with OMA Controller. The richly...