Ethernet PCS 10G/25G

Overview

Comcores Ethernet PCS IP core is a silicon agnostic implementation of the Physical Coding Sublayer (PCS) compliant with Ethernet standard IEEE 802.3-2018 and with Clause 49 of IEEE 802.3ae specification. The Ethernet PCS IP supports 10G and 25G line rates, however other Ethernet PCS speeds are available, such as 1G/2.5G and 100G.

The PCS IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a XGMII or XXVGMII Interface,

and a default 40-bit parallel interface at the PMA-side.

The PCS IP core is verified using advanced methodologies for RTL design, verification, HW verification and interoperability testing. It has been optimized for size and is a highly tested solution that will fast track any project.

Block Diagram

Block Diagram of Comcores Ethernet PCS 10G/25G IP

Key Features

Richly Featured

  • Configurable for several operating modes and speeds
  • Works with multiple SerDes widths
  • IEEE Std. 802.3 Clause 46 Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)
  • IEEE Std. 802.3 Clause 49 Physical Coding Sublayer (PCS) for 64B 66B, type 10GBASE-R
  • IEEE Std. 802.3 Clause 107 Physical Coding Sublayer (PCS) for 66B 66B, type 25GBASE-R
  • IEEE Std. 802.3 Clause 45 Management Data Input/Output (MDIO) Interface
  • IEEE Std. 802.3 Clause 74 Forward Error Correction (FEC) sublayer for BASE-R PHYs
  • IEEE Std. 802.3 Clause 78 Energy-Efficient Ethernet (EEE)
  • IEEE Std. 802.3 Clause 108 Reed-Solomon Forward Error Correction
  • (RS-FEC) sublayer for 25GBASE-R PHYs
  • Support XGMII for 10G and XXVGMII for 25G
  • PMA/SerDes interface is default 40-bit, with 32, 64 and 66 bit being optional
  • 64B 66B encoding/decoding

    Delivering Performance

    • Designed to IEEE 802.3-2018
    • Supports Ethernet speeds of 10G and 25G
    • Complete 10GBASE-R and 25GBASE-R PCS solution
    • Can be used in any 10G or 25G Ethernet PHY application

    Multi-rate solutions

    • Enabling use of multiple rates of Ethernet

    Easy to use

    • Easy interfacing to standard MAC’s
    • Several common control bus standards are supported
    • Can be delivered with integrated MAC for plug and play
    • Includes test pattern Generator/Checker

    Silicon Agnostic

    • Designed in VHDL and targeting both ASICs and FPGAs

    Applications

    Any 10G/25G Ethernet Solution

    • Fits into solutions where Ethernet PCS is needed

    Deliverables

    The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case and Test Script.
    • Timing Constraints in Synopsys SDC format.
    • Access to support system and direct support from Comcores Engineers.
    • Synopsys SGDC Files (optional).
    • Synopsys Lint, CDC and Waivers (optional).

    Related Products

    What Comcores IP will do for you

    R

    Proven Quality

    Solid process and predictability

    Strong verification

    Faster Time-to-Market

    First in bringing out new solutions

    Tremendous investments in research

    Know-How

    Long-term experience in communication protocols

    Expert in executing digital design projects

    What is TSN?

    Morten Kofoed Esbjørn - Feb 14, 2023. TSN, or Time-Sensitive Networking, is a technology based on the IEEE 802.1Q standard. It has evolved from the Ethernet technology currently used to carry all types of traffic, for which ethernet was not originally intended, such as multiple data flows with different timing requirements, commonly found in Audio Video Bridging (AVB), automotive and industrial automation applications. TSN sits in Layer 2 of the OSI Model (figure 1).Figure 1:...

    read more

    Comcores TSN technology and 5G communication expertise to be deployed in a significant EU funded project with pan-European partners

    Morten Kofoed Esbjørn - Jan 20, 2023. The OCTAPUS initiative is an EU funded project, which started in September 2022 and is funded until February 2026. OCTAPUS stands for “Optical Circuit switched Time-Sensitive Network (TSN) architecture for highspeed Passive optical networks and next generation Ultra-dynamic & reconfigurable central office environments”, and the goal is to deliver an agile, low-cost and energy efficient Photonic Integrated Circuit (PIC)...

    read more

    O-RAN Fronthaul Security using MACsec

    WHITEPAPER - O-RAN Fronthaul Security using MACsec With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist...

    read more