Ethernet PCS 10G/25G


Comcores Ethernet PCS IP core is a silicon agnostic implementation of the Physical Coding Sublayer (PCS) compliant with Ethernet standard IEEE 802.3-2018 and with Clause 49 of IEEE 802.3ae specification. The Ethernet PCS IP supports 10G and 25G line rates, however other Ethernet PCS speeds are available, such as 1G/2.5G and 100G.

The PCS IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a XGMII or XXVGMII Interface,

and a default 40-bit parallel interface at the PMA-side.

The PCS IP core is verified using advanced methodologies for RTL design, verification, HW verification and interoperability testing. It has been optimized for size and is a highly tested solution that will fast track any project.

Block Diagram

Block Diagram of Comcores Ethernet PCS 10G/25G IP

Key Features

Richly Featured

  • Configurable for several operating modes and speeds
  • Works with multiple SerDes widths
  • IEEE Std. 802.3 Clause 46 Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)
  • IEEE Std. 802.3 Clause 49 Physical Coding Sublayer (PCS) for 64B 66B, type 10GBASE-R
  • IEEE Std. 802.3 Clause 107 Physical Coding Sublayer (PCS) for 66B 66B, type 25GBASE-R
  • IEEE Std. 802.3 Clause 45 Management Data Input/Output (MDIO) Interface
  • IEEE Std. 802.3 Clause 74 Forward Error Correction (FEC) sublayer for BASE-R PHYs
  • IEEE Std. 802.3 Clause 78 Energy-Efficient Ethernet (EEE)
  • IEEE Std. 802.3 Clause 108 Reed-Solomon Forward Error Correction
  • (RS-FEC) sublayer for 25GBASE-R PHYs
  • Support XGMII for 10G and XXVGMII for 25G
  • PMA/SerDes interface is default 40-bit, with 32, 64 and 66 bit being optional
  • 64B 66B encoding/decoding

    Delivering Performance

    • Designed to IEEE 802.3-2018
    • Supports Ethernet speeds of 10G and 25G
    • Complete 10GBASE-R and 25GBASE-R PCS solution
    • Can be used in any 10G or 25G Ethernet PHY application

    Multi-rate solutions

    • Enabling use of multiple rates of Ethernet

    Easy to use

    • Easy interfacing to standard MAC’s
    • Several common control bus standards are supported
    • Can be delivered with integrated MAC for plug and play
    • Includes test pattern Generator/Checker

    Silicon Agnostic

    • Designed in VHDL and targeting both ASICs and FPGAs


    Any 10G/25G Ethernet Solution

    • Fits into solutions where Ethernet PCS is needed


    The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case and Test Script.
    • Timing Constraints in Synopsys SDC format.
    • Access to support system and direct support from Comcores Engineers.
    • Synopsys SGDC Files (optional).
    • Synopsys Lint, CDC and Waivers (optional).

    Related Products

    What Comcores IP will do for you


    Proven Quality

    Solid process and predictability

    Strong verification

    Faster Time-to-Market

    First in bringing out new solutions

    Tremendous investments in research


    Long-term experience in communication protocols

    Expert in executing digital design projects

    MACsec solution for 5G transport network security is available

    Press Release Copenhagen, Denmark, April 8, 2022 - Comcores ApS, a key supplier of Intellectual Property (IP) Cores and a first mover in 5G wireless and Time-Sensitive Networking (TSN) solutions, today announced the availability of the MACsec (Media Access Control Security) Solution. There is an increasing interest in MACsec protocol as a security solution to protect 5G infrastructure networks such as the O-RAN Fronthaul. To enable customers with fast time-to-market and minimal resource...

    read more

    O-RAN Fronthaul Transport Subsystem is now available

    Press Release Copenhagen, Denmark, March 24, 2022 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) cores, announces the availability of an O-RAN Fronthaul Transport Subsystem. Comcores Subsystem is a packaged IP solution for the fronthaul transport of the O-RAN Radio Unit. The IP cores are tailored to work together efficiently, thus simplifying the integration into an FPGA or ASIC. Using the packaged IP solution ensures correct interoperability between the IPs...

    read more