Ethernet PCS 10G/25G

Overview

Comcores Ethernet PCS IP core is a silicon agnostic implementation of the Physical Coding Sublayer (PCS) compliant with Ethernet standard IEEE 802.3-2018 and with Clause 49 of IEEE 802.3ae specification. The Ethernet PCS IP supports 10G and 25G line rates, however other Ethernet PCS speeds are available, such as 1G/2.5G and 100G.

The PCS IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a XGMII or XXVGMII Interface,

and a default 40-bit parallel interface at the PMA-side.

The PCS IP core is verified using advanced methodologies for RTL design, verification, HW verification and interoperability testing. It has been optimized for size and is a highly tested solution that will fast track any project.

Block Diagram

Block Diagram of Comcores Ethernet PCS 10G/25G IP

Key Features

Richly Featured

  • Configurable for several operating modes and speeds
  • Works with multiple SerDes widths
  • IEEE Std. 802.3 Clause 46 Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)
  • IEEE Std. 802.3 Clause 49 Physical Coding Sublayer (PCS) for 64B 66B, type 10GBASE-R
  • IEEE Std. 802.3 Clause 107 Physical Coding Sublayer (PCS) for 66B 66B, type 25GBASE-R
  • IEEE Std. 802.3 Clause 45 Management Data Input/Output (MDIO) Interface
  • IEEE Std. 802.3 Clause 74 Forward Error Correction (FEC) sublayer for BASE-R PHYs
  • IEEE Std. 802.3 Clause 78 Energy-Efficient Ethernet (EEE)
  • IEEE Std. 802.3 Clause 108 Reed-Solomon Forward Error Correction
  • (RS-FEC) sublayer for 25GBASE-R PHYs
  • Support XGMII for 10G and XXVGMII for 25G
  • PMA/SerDes interface is default 40-bit, with 32, 64 and 66 bit being optional
  • 64B 66B encoding/decoding

    Delivering Performance

    • Designed to IEEE 802.3-2018
    • Supports Ethernet speeds of 10G and 25G
    • Complete 10GBASE-R and 25GBASE-R PCS solution
    • Can be used in any 10G or 25G Ethernet PHY application

    Multi-rate solutions

    • Enabling use of multiple rates of Ethernet

    Easy to use

    • Easy interfacing to standard MAC’s
    • Several common control bus standards are supported
    • Can be delivered with integrated MAC for plug and play
    • Includes test pattern Generator/Checker

    Silicon Agnostic

    • Designed in VHDL and targeting both ASICs and FPGAs

    Applications

    Any 10G/25G Ethernet Solution

    • Fits into solutions where Ethernet PCS is needed

    Deliverables

    The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case and Test Script.
    • Timing Constraints in Synopsys SDC format.
    • Access to support system and direct support from Comcores Engineers.
    • Synopsys SGDC Files (optional).
    • Synopsys Lint, CDC and Waivers (optional).

    Related Products

    What Comcores IP will do for you

    R

    Proven Quality

    Solid process and predictability

    Strong verification

    Faster Time-to-Market

    First in bringing out new solutions

    Tremendous investments in research

    Know-How

    Long-term experience in communication protocols

    Expert in executing digital design projects

    CEO Interview

    Daniel Nenni of SemiWiki interviewed John Mortensen, the CEO of Comcores. Feb 18, 2022. Bio of John Mortensen: John is the CEO & CCO of Comcores. He has been with Comcores since 2019, and has been leading the commercial function since 2020 and was appointed CEO in early 2021. John is focused on creating the best possible customer experience when you do business with Comcores. An experience where you, as a customer, sense how we constantly strive to develop cutting-edge IP’s, how...

    read more

    PTP profiles for 5G networks

    Niklas Meyer Mortensen - Jan 04, 2022. The IEEE 1588 PTP standards provide a wealth of options and the basis for highly reliable and accurate time synchronization solutions. However, the time synchronization needs of specific applications in different industries can vary quite significantly. These specific needs are defined in separate PTP profile standards, often in collaboration with other industry standards organizations. For 5G, both IEEE and ITU-T provide relevant profiles that can...

    read more

    100G MAC and 100G PCS IP Cores are now available

    Press Release Copenhagen, Denmark, September 6, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of a 100G Ethernet MAC IP including the Reconciliation Sublayer (RS), as well as a 100G PCS IP that includes RS-FEC and Base-R (SC)- FEC sublayers. Comcores Ethernet MAC 100G provides a complete IEEE 802.3 Ethernet Layer 2 solution. The MAC IP core performs the Link function of the 100G Ethernet...

    read more