Ethernet PCS 1G/2.5G
Overview
Comcores PCS IP core is a silicon agnostic implementation of the PCS layer compliant with Ethernet standard IEEE 802.3-2018. The IP core supports 1G and 2.5G line rates. The IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a Gigabit Media Independent Interface (GMII) or Serial Gigabit Media Independent Interface (SGMII).
On one side it interfaces to a Serdes device and on the application side it has a port for GMII/SGMII Ethernet signals.
The IP core is verified using advanced methodologies for RTL design, verification, HW verification and interoperability testing. It has been optimized for size and is a highly tested solution that will fast track any project.
Block Diagram
Key Features
Richly Featured
- Configurable for several modes
- IEEE Std. 802.3 Clause 37 Auto-negotiation
- Support GMII interface for 1000BASE-X
- 8B10B encoding to convert data to 10-bit encoded data for each lane
- IEEE Std. 802.3 Clause 37 Auto-negotiation
- Near-end loopback at both ends
Delivering Performance
- Designed to IEEE 802.3-2018 specification
- Low Latency
- Can be used in synchronous Ethernet applications
Easy to use
- AXI/APB/MDIO Slave PHY Management interface
- GMII/SGMII interfaces for attaching to Ethernet MAC
- Solid documentation
Silicon Agnostic
- Designed in VHDL and targeting both ASICs and FPGAs
Applications
Any 1G/2.5G Ethernet Solution
- Fits into solutions where Ethernet PCS is needed
Deliverables
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual and Release Note.
- Simulation Environment, including Simple Testbed, Test case, Test Script.
- Timing Constraints in Synopsys SDC format.
- Access to support system and direct support from Comcores Engineers.
- Synopsys SGDC Files (optional)
- Synopsys Lint, CDC and Waivers (optional)
Please contact us to discuss your project requirements.
What Comcores IP will do for you
Proven Quality
Solid process and predictability
Strong verification
Faster Time-to-Market
First in bringing out new solutions
Tremendous investments in research
Know-How
Long-term experience in communication protocols
Expert in executing digital design projects
Related material
Interoperability with AD9152 DAC
Test Reports The Comcores JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B IP core has been hardware-tested with a number of selected JESD204B-compliant ADC (analog-to-digital converter) and DAC (digital-to-analog) devices. The purpose of this document is to provide the reader with detailed understanding of how the Inter-Operability Testing (IOT) between Comcores JESD204B IP core and Analog Devices AD9152 DAC has been carried out....
Comcores Announce Availability of a 10G TSN Ethernet MAC solution
Press Release Copenhagen, Denmark, June 2, 2016 — Denmark Headquartered Comcores ApS, a specialized supplier of silicon intellectual property (SIP) today announced the immediate availability of a 10G Time-Sensitive-Networking (TSN) Ethernet MAC solution targeting FPGA and ASIC devices. The TSN-solution supports features like Frame Pre-emption (IEEE 802.3 br and IEEE 802.1 Qbu), Timing and Synchronization (IEEE 802.1 AS) with more to come. The 10G TSN Ethernet MAC makes it possible to generate...
Comcores release a mixed speed Ethernet Switch that supports a mix of 1G and 10G Ethernet ports
Press Release Comcores provide Flexible Ethernet Switch IP Design Optimized for switching in C-RAN and Next-Generation LTE Advanced Networking Equipment Copenhagen, Denmark, Feb 11, 2016 —Comcores ApS, a leading provider of IP cores for wireless networks today announced immediate availability of an ultra-compact Ethernet Switch IP with support for both 1G and 10G ports. The design includes features like 1588 bypass and VLAN functionality and is suited to deliver on your Ethernet switching...