Ethernet Subsystem 10G/25G
Comcores Ethernet Subsystem is a silicon-agnostic, easy-to-use integration of 10G/25G Ethernet MAC and PCS for Time-Aware Applications. The Subsystem comes in different variations and can be delivered integrated with Time Stamping Unit, IEEE 1588 PTP Software Stack, and DMA Controller.
Comcores Ethernet Subsystem is a richly featured, fully configurable solution delivering best in market performance while still keeping size at a minimum. The Subsystem is ready for 5G applications and is thoroughly tested and verified, thus will reduce risk and save development time.
The subsystem consists of various IP blocks that can be selected or
deselected based on customers’ requirements. The main versions are:
01- Ethernet MAC and PCS
02- Ethernet MAC, PCS, and Timestamping Unit (TSU)
03- Ethernet MAC, PCS, and IEEE 1588 PTP (TSU and SW Stack)
04- Ethernet MAC, PCS, IEEE 1588 PTP (TSU and SW Stack), and DMA
*** Ethernet MAC can be replaced by TSN MAC in all versions
- The subsystem has been designed for 5G applications and has
been delivered to 5G projects.
Ease-to-use and Reliable
- HW validated subsystem
- IP blocks are integrated and tested together
- Designed in VHDL and targeting both ASICs and FPGAs
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual and Release Note.
- Simulation Environment, including Simple Testbed, Test case, Test Script.
- Timing Constraints in Synopsys SDC format.
- Access to support system and direct support from Comcores Engineers.
- IEEE 1588 PTP SW (optional)
- DMA Driver (optional)
- Synopsys Lint and CDC (optional)
What Comcores IP will do for you
Solid process and predictability
First in bringing out new solutions
Tremendous investments in research
Long-term experience in communication protocols
Expert in executing digital design projects
Comcores TSN technology and 5G communication expertise to be deployed in a significant EU funded project with pan-European partners
Morten Kofoed Esbjørn - Jan 20, 2023. The OCTAPUS initiative is an EU funded project, which started in September 2022 and is funded until February 2026. OCTAPUS stands for “Optical Circuit switched Time-Sensitive Network (TSN) architecture for highspeed Passive optical networks and next generation Ultra-dynamic & reconfigurable central office environments”, and the goal is to deliver an agile, low-cost and energy efficient Photonic Integrated Circuit (PIC) technology framework. OCTAPUS was...
O-RAN Fronthaul Security using MACsec
WHITEPAPER - O-RAN Fronthaul Security using MACsec With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist...
MACsec for Deterministic Ethernet applications
WHITEPAPER - MACsec for Deterministic Ethernet applications Why MACsec is a compelling security solution for Deterministic Ethernet networks and how Packaged Intellectual Property solutions can accelerate time-to-market for chip developers. Security has long been a top priority in communications networks. However, networks that support time-sensitive applications face challenges in implementing adequate security mechanisms that also meet latency and jitter requirements. This includes networks...