wtfdivi014-url18

Ethernet Switch 1G/10G

Overview

Comcores Ethernet Switch 1G/10G IP core is a highly configurable and size optimized implementation of a non-blocking crossbar switch that allows continuous transfers between up to four (4) 10 Gbps Ethernet XGMII ports and sixteen (16) 1 Gbps GMII interfaces. The switch supports MAC learning, VLAN 802.1Q, and multicast.

It implements store-and-forward switching approach in order to fulfill Ethernet standard policy regarding frame integrity checking. Each port provides GMII or XGMII native interface for Ethernet PHY devices. The number of ports is configurable at compile time.

Block Diagram

Block Diagram of Ethernet Switch 1G/10G IP

Key Features

Ultra Compact Size

  • Build to target low size

Feature-rich 

  • Automatic MAC addresses learning and aging
  • Support programmable static forwarding entries
  • Full duplex Ethernet interfaces
  • Support VLAN

Highly Configurable

  • Up to 16 1G and 4 10G ports configurable at compile time
  • Configurable queuing behavior (round-robin, fair queuing)
  • Support Ethernet Multicast

Easy to use

  • XGMII/ GMII interfaces for attaching to external Physical Layer devices (PHY)
  • Can be used in managed or unmanaged implementations

Silicon Agnostic

  • Designed in VHDL and targeting both ASICs and FPGAs

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Access to support system and direct support from Comcores Engineers.
  • Synopsys Lint and CDC (optional)

Please contact us to discuss your project requirements.

Find an Ethernet Switch IP that matches your requirements

Features \ Products

Description

Port Configuration

Number of ports

Port Interface

Frame size

Statistical Counters

VLAN support

Multicast

MAC address learning

MAC address aging

QoS Features

IEEE 1588 Transparent Clock

IEEE 1588 Boundary clock (PTP.v2)

Time Sensitive Networking (TSN) Features

Packet Trapping

Software API

Ethernet Switch 1G

Space Efficient Switch for Embedded Applications

1G

2-36 Ports

GMII

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Switch 1G/10G

Space Efficient Switch for Embedded Applications

1G/10G

2-40 (1Gbps Ports) & 0-4 (10Gbps Ports)

XGMII/XXVMII (1G/10G)

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Switch 10G

Space Efficient Switch for Embedded Applications

10G

3-20 Ports

XGMII

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Switch 10G/25G

Space Efficient Switch for Embedded Applications

10G/25G

12 (10Gbps Ports) & 4 (25Gbps Ports)

XGMII/XXVMII (10G/25G)

64B - 16384B

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

-

Ethernet Packet Switch 1G

Ethernet Switch with External DDR Packet Buffers

1G

Up to 8 Ports (1G/2.5G speed supported)

GMII

Up to 2048 bytes support

Yes

Yes

Yes

Yes

Yes

Yes

-

-

-

-

-

ETHERNET TSN ADVANCED SWITCH 10M/100M/1G/10G/25G – MANTICORE

Advanced Switch for High Throughput Applications

10M/100M/1G/10G/25G

Up to 64 Ports 

AXI4 S/XGMII

64B - 16384B

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

What Comcores IP will do for you

Proven Quality

Solid process and predictability

Strong verification

Faster Time-to-Market

First in bringing out new solutions

Tremendous investments in research

Know-How

Long-term experience in communication protocols

Expert in executing digital design projects

Related material

PTP profiles for 5G networks

Niklas Meyer Mortensen Jan 04 2022 The IEEE 1588 PTP standards provide a wealth of options and the basis for highly reliable and accurate time synchronization solutions. However, the time synchronization needs of specific applications in different industries can vary quite significantly. These specific needs are defined in separate PTP profile standards, often in collaboration with other industry standards organizations. For 5G, both IEEE and ITU-T provide relevant profiles that can be used to...

read more

100G MAC and 100G PCS IP Cores for high IP performance applications are now available

Press Release Copenhagen, Denmark, September 6, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of a 100G Ethernet MAC IP including the Reconciliation Sublayer (RS), as well as a 100G PCS IP that includes RS-FEC and Base-R (SC)- FEC sublayers. Comcores Ethernet MAC 100G provides a complete IEEE 802.3 Ethernet Layer 2 solution. The MAC IP core performs the Link function of the 100G Ethernet Standard and is a low...

read more

5G Ethernet Subsystem to reduce development time is now available

Press Release Copenhagen, Denmark, May 19, 2021 - Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of Ethernet Subsystem solution, a silicon agnostic and easy-to-use integration of 10G/25G Ethernet MAC and PCS for Time-Aware Applications. The Ethernet Subsystem comes in different variations and can be delivered integrated with TimeStamping Unit, IEEE 1588 PTP Software Stack and later also with OMA Controller. The richly...

read more