Ethernet Switch 1G/10G

Overview

Comcores Ethernet Switch 1G/10G IP core is a highly configurable and size optimized implementation of a non-blocking crossbar switch that allows continuous transfers between up to four (4) 10 Gbps Ethernet XGMII ports and sixteen (16) 1 Gbps GMII interfaces. The 1G/10G switch supports MAC learning, VLAN 802.1Q, and multicast.

It implements store-and-forward switching approach in order to fulfill Ethernet standard policy regarding frame integrity checking. Each port provides GMII or XGMII native interface for Ethernet PHY devices. The number of ports is configurable at compile time.

Block Diagram

Ethernet Switch 1G/10G Block Diagram

Key Features

Ultra Compact Size

  • Build to target low size

Feature-rich 

  • Automatic MAC addresses learning and aging
  • Support programmable static forwarding entries
  • Full duplex Ethernet interfaces
  • Support VLAN

Silicon Agnostic

  • Designed in VHDL and targeting both ASICs and FPGAs

Highly Configurable

  • Up to 16 1G and 4 10G ports configurable at compile time
  • Configurable queuing behavior (round-robin, fair queuing)
  • Support Ethernet Multicast

Easy to use

  • GMII/ XGMII interfaces for attaching to external Physical Layer devices (PHY)
  • Can be used in managed or unmanaged implementations
  • AXI4-Lite interface

    Deliverables

    The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case and Test Script.
    • Access to support system and direct support from Comcores Engineers.
    • Synopsys Lint and CDC (optional).

    Related Products

    Find an Ethernet Switch IP that matches your requirements

    Features \ Products

    Description

    Port Configuration

    Number of ports

    Port Interface

    Frame size

    Statistical Counters

    VLAN support

    Multicast

    MAC address learning

    MAC address aging

    QoS Features

    IEEE 1588 Transparent Clock

    IEEE 1588 Boundary clock (PTP.v2)

    Time Sensitive Networking (TSN) Features

    Packet Trapping

    Software API

    Ethernet Switch 1G

    Space Efficient Switch for Embedded Applications

    1G

    2-36 Ports

    GMII

    64B - 16384B

    Yes

    Yes

    Yes

    Yes

    Yes

    -

    -

    -

    -

    -

    -

    Ethernet Switch 1G/10G

    Space Efficient Switch for Embedded Applications

    1G/10G

    2-40 (1Gbps Ports) & 0-4 (10Gbps Ports)

    XGMII/XXVMII (1G/10G)

    64B - 16384B

    Yes

    Yes

    Yes

    Yes

    Yes

    -

    -

    -

    -

    -

    -

    Ethernet Switch 10G

    Space Efficient Switch for Embedded Applications

    10G

    3-20 Ports

    XGMII

    64B - 16384B

    Yes

    Yes

    Yes

    Yes

    Yes

    -

    -

    -

    -

    -

    -

    Ethernet Switch 10G/25G

    Space Efficient Switch for Embedded Applications

    10G/25G

    12 (10Gbps Ports) & 4 (25Gbps Ports)

    XGMII/XXVMII (10G/25G)

    64B - 16384B

    Yes

    Yes

    Yes

    Yes

    Yes

    -

    -

    -

    -

    -

    -

    Ethernet Packet Switch 1G

    Ethernet Switch with External DDR Packet Buffers

    1G

    Up to 8 Ports (1G/2.5G speed supported)

    GMII

    Up to 2048 bytes support

    Yes

    Yes

    Yes

    Yes

    Yes

    Yes

    -

    -

    -

    -

    -

    ETHERNET TSN ADVANCED SWITCH 10M/100M/1G/10G/25G – MANTICORE

    Advanced Switch for High Throughput Applications

    10M/100M/1G/10G/25G

    Up to 64 Ports 

    AXI4 - Stream/XGMII

    64B - 16384B

    Yes

    Yes

    Yes

    Yes

    Yes

    Yes

    Yes

    Yes

    Yes

    Yes

    Yes

    What Comcores IP will do for you

    Proven Quality

    Solid process and predictability

    Strong verification

    Faster Time-to-Market

    First in bringing out new solutions

    Tremendous investments in research

    Know-How

    Long-term experience in communication protocols

    Expert in executing digital design projects

    Unveiling Ultra-Compact MACsec IP Core with optimized Flexible Crypto Block for 5X Size Reduction and Unmatched Efficiency from Comcores

    In the ever-changing landscape of cybersecurity, the need for advanced security solutions that don’t compromise on performance or resource efficiency is paramount. We’re excited to unveil our latest MACsec IP core, which is an impressive 5x smaller than its predecessor. This innovation marks a significant stride in network security, offering unmatched efficiency, adaptability, and scalability.Understanding MACsec Media Access Control Security (MACsec) is a Data Link Layer (Layer 2) security...

    read more

    What is TSN?

    Morten Kofoed Esbjørn - Feb 14, 2023. TSN, or Time-Sensitive Networking, is a technology based on the IEEE 802.1Q standard. It has evolved from the Ethernet technology currently used to carry all types of traffic, for which ethernet was not originally intended, such as multiple data flows with different timing requirements, commonly found in Audio Video Bridging (AVB), automotive and industrial automation applications. TSN sits in Layer 2 of the OSI Model (figure 1).Figure 1: Illustration of...

    read more