Ethernet Switch 1G
Overview
Comcores Ethernet Switch IP core is a highly configurable and size-optimized implementation of a non-blocking crossbar switch that allows continuous transfers between up to 16 ports Ethernet ports via 1 Gbps GMII interfaces. The 1G switch supports MAC learning and implements a store-and-forward switching approach to fulfill Ethernet standard policy regarding frame integrity checking.
The 1G switch supports up to 16 ports, where each port provides GMII native interface for Ethernet PHY devices. The number of ports 2-16 is configurable at compile time. Comcores Ethernet Switch 1G IP core is a silicon agnostic implementation targeting both ASICs and FPGAs.
Block Diagram
Key Features
Highly Configurable
- Up to 16 ports configurable at compile time
- Configurable queuing behavior (round-robin, fair queuing)
- Supports Ethernet Multicast
Feature-rich
- Automatic MAC addresses learning and aging
- Support programmable static forwarding entries
- Full duplex Ethernet interfaces
- Support VLAN
- AXI4-Lite
Ultra Compact Size
- Build to target low size
Easy to use
- GMII interfaces for attaching to an external Physical Layer device (PHY)
- Can be used in managed or unmanaged implementations
Silicon Agnostic
- Designed in VHDL and targeting both ASICs and FPGAs
Deliverables
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual and Release Note.
- Simulation Environment, including Simple Testbed, Test case. Test Script.
- Access to support system and direct support from Comcores Engineers.
- Synopsys Lint and CDC (optional).
Related Products
Find an Ethernet Switch IP that matches your requirements
Features \ Products
Description
Port Configuration
Number of ports
Port Interface
Frame size
Statistical Counters
VLAN support
Multicast
MAC address learning
MAC address aging
QoS Features
IEEE 1588 Transparent Clock
IEEE 1588 Boundary clock (PTP.v2)
Time Sensitive Networking (TSN) Features
Packet Trapping
Software API
Ethernet Switch 1G
Space Efficient Switch for Embedded Applications
1G
2-36 Ports
GMII
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Switch 1G/10G
Space Efficient Switch for Embedded Applications
1G/10G
2-40 (1Gbps Ports) & 0-4 (10Gbps Ports)
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Switch 10G
Space Efficient Switch for Embedded Applications
10G
3-20 Ports
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Switch 10G/25G
Space Efficient Switch for Embedded Applications
12 (10Gbps Ports) & 4 (25Gbps Ports)
XGMII/XXVMII (10G/25G)
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Packet Switch 1G
Ethernet Switch with External DDR Packet Buffers
1G
Up to 8 Ports (1G/2.5G speed supported)
GMII
Up to 2048 bytes support
Yes
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
ETHERNET TSN ADVANCED SWITCH 10M/100M/1G/10G/25G – MANTICORE
Advanced Switch for High Throughput Applications
10M/100M/1G/10G/25G
Up to 64 Ports
AXI4 - Stream/XGMII
64B - 16384B
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
What Comcores IP will do for you
Proven Quality
Solid process and predictability
Strong verification
Faster Time-to-Market
First in bringing out new solutions
Tremendous investments in research
Know-How
Long-term experience in communication protocols
Expert in executing digital design projects
Webinar on understanding TSN and its use cases for Aviation, Aerospace and Defence
What is TSN?
Morten Kofoed Esbjørn - Feb 14, 2023. TSN, or Time-Sensitive Networking, is a technology based on the IEEE 802.1Q standard. It has evolved from the Ethernet technology currently used to carry all types of traffic, for which ethernet was not originally intended, such as multiple data flows with different timing requirements, commonly found in Audio Video Bridging (AVB), automotive and industrial automation applications. TSN sits in Layer 2 of the OSI Model (figure 1).Figure 1: Illustration of...
Comcores TSN technology and 5G communication expertise to be deployed in a significant EU funded project with pan-European partners
Morten Kofoed Esbjørn - Jan 20, 2023. The OCTAPUS initiative is an EU funded project, which started in September 2022 and is funded until February 2026. OCTAPUS stands for “Optical Circuit switched Time-Sensitive Network (TSN) architecture for highspeed Passive optical networks and next generation Ultra-dynamic & reconfigurable central office environments”, and the goal is to deliver an agile, low-cost and energy efficient Photonic Integrated Circuit (PIC) technology framework. OCTAPUS was...