Ethernet TSN Advanced Switch 10M/100M/1G/10G/25G - Manticore
Overview
Comcores Manticore 10M/100M/1G/10G/25G IP is an advanced Ethernet Switch with an extensive set of QoS features and statistics. The switch supports up to 8 queues, classification, VLAN 802.1Q, multicast and broadcast as well as IEEE 1588 transparent clock. Each port provides a native interface for Ethernet PHY devices. IEEE 802.1 Protocol Implementation Conformance Statement is available, specifying exact feature-set.
It can provide support for key TSN features including IEEE 802.1Qbu and 802.3br Frame preemption, 802.1Qbv Time aware shaping, 802.1Qav Credit based shaping, 802.1Qci Per-Stream Filtering and Policing, and 802.1CB Frame replication and elimination for reliability. This enables the use of the IP in high speed time-critical applications.
Block Diagram
Key Features
Richly featured
- QoS features including classification, queuing and scheduling
- Supports VLAN
- Supports IGMP snooping
- Supports Rapid Spanning Tree Protocol
- Supports DSA
- IEEE 1588 functionality including Transparent clock and Boundary clock
- TSN Features:
- IEEE 802.1Qbu and IEEE 802.3br (Frame Preemption)
- IEEE 802.1Qbv (Time Aware Shaping)
- IEEE 802.1Qav (Credit Based Shaping)
- IEEE 802.1Qci (Per-Stream Filtering and Policing)
- IEEE 802.1CB (Frame Replication and Elimination for Reliability)
High Performance
- Up to 800Gbps switching capacity
- Parallel Lookup Engines enable high packet processing rate
- CPU packet port up to 25 Gbps
Highly Configurable
- 10M, 100M, 1G, 10G, and 25G ports configurable at compile time
- TSN features can be enabled/disabled independently
- Comes with supporting Software
Easy to use
- Solid documentation including user manual
- Default configuration enables drop-in deployment
Silicon Agnostic
- Available in VHDL or SystemVerilog targeting both ASICs and FPGAs
Deliverables
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual and Release Note.
- Simulation Environment, including Simple Testbed, Test case, Test Script.
- Programming Register Specification.
- Timing Constraints in Synopsys SDC format.
- Access to support system and direct support from Comcores Engineers.
- Synopsys SGDC Files (optional)
- Synopsys Lint, CDC and Waivers (optional)
- Ethernet API
Find an Ethernet Switch IP that matches your requirements
Features \ Products
Description
Port Configuration
Number of ports
Port Interface
Frame size
Statistical Counters
VLAN support
Multicast
MAC address learning
MAC address aging
QoS Features
IEEE 1588 Transparent Clock
IEEE 1588 Boundary clock (PTP.v2)
Time Sensitive Networking (TSN) Features
Packet Trapping
Software API
Ethernet Switch 1G
Space Efficient Switch for Embedded Applications
1G
2-36 Ports
GMII
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Switch 1G/10G
Space Efficient Switch for Embedded Applications
1G/10G
2-40 (1Gbps Ports) & 0-4 (10Gbps Ports)
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Switch 10G
Space Efficient Switch for Embedded Applications
10G
3-20 Ports
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Switch 10G/25G
Space Efficient Switch for Embedded Applications
12 (10Gbps Ports) & 4 (25Gbps Ports)
XGMII/XXVMII (10G/25G)
64B - 16384B
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
-
Ethernet Packet Switch 1G
Ethernet Switch with External DDR Packet Buffers
1G
Up to 8 Ports (1G/2.5G speed supported)
GMII
Up to 2048 bytes support
Yes
Yes
Yes
Yes
Yes
Yes
-
-
-
-
-
ETHERNET TSN ADVANCED SWITCH 10M/100M/1G/10G/25G – MANTICORE
Advanced Switch for High Throughput Applications
10M/100M/1G/10G/25G
Up to 64 Ports
AXI4 S/XGMII
64B - 16384B
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
What Comcores IP will do for you
Proven Quality
Solid process and predictability
Strong verification
Faster Time-to-Market
First in bringing out new solutions
Tremendous investments in research
Know-How
Long-term experience in communication protocols
Expert in executing digital design projects
Related material
Comcores TSN technology and 5G communication expertise to be deployed in a significant EU funded project with pan-European partners
Morten Kofoed Esbjørn - Jan 20, 2023. The OCTAPUS initiative is an EU funded project, which started in September 2022 and is funded until February 2026. OCTAPUS stands for “Optical Circuit switched Time-Sensitive Network (TSN) architecture for highspeed Passive optical networks and next generation Ultra-dynamic & reconfigurable central office environments”, and the goal is to deliver an agile, low-cost and energy efficient Photonic Integrated Circuit (PIC) technology framework. OCTAPUS was...
O-RAN Fronthaul Security using MACsec
WHITEPAPER - O-RAN Fronthaul Security using MACsec With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist...
MACsec for Deterministic Ethernet applications
WHITEPAPER - MACsec for Deterministic Ethernet applications Why MACsec is a compelling security solution for Deterministic Ethernet networks and how Packaged Intellectual Property solutions can accelerate time-to-market for chip developers. Security has long been a top priority in communications networks. However, networks that support time-sensitive applications face challenges in implementing adequate security mechanisms that also meet latency and jitter requirements. This includes networks...